Icarus Verilog
Register
Don't have an account?
Sign In
Advertisement

Verilog

Category page
Edit

module (c,a,b);

input a,b;

output c;

and (c,a,b);

endmodule

All items (1)

G
Categories
Community content is available under CC-BY-SA unless otherwise noted.
Advertisement