Icarus Verilog
Advertisement

module (c,a,b);

input a,b;

output c;

and (c,a,b);

endmodule

All items (1)

Advertisement