Here are the release notes for Icarus Verilog release branch 10. The 10 release is a huge improvement over the 0.9 release series, in every aspect. Much more of the Verilog and SystemVerilog language is supported, many bugs have been fixed, and performance has improved. The changes (improvements!) are so numerous that there is no point attempting to enumerate them.
Release notes for later versions within the 10 series are here:
- <none available>
Major New Features
The changes that lead to Icarus Verilog 10 can be divided into a few major categories shown below.
Code Generator API Rework
General Bug Fixes
Things That Still Don't Work
Missing Language Features
- PLA modeling system tasks.
- Timing checks (they are currently ignored).
- Inertial delays and the various pulse limits.
- Net delays.
- trireg nets (capacitive networks).
<is more missing?>
Bugs Still Pending
Where to Get Icarus Verilog 10
The source tarball is available from the main ftp site: <ftp://ftp.icarus.com/pub/eda/verilog/v10/>. There are also precompiled packages for select systems. Or look at the standard software distribution sites for your operating system.